Abstract-The main issue in VLSI design are optimizing speed, scaling in silicon technology and increased packing density. These issues account for increased power dissipation in SoC (System on Chips) making them unsuitable for portable operations. Since SRAM consist of almost 60% of VLSI circuits, hence, it is needed that a low power SRAM design to maximize the run time with minimum requirements on size, battery life and weight allocated to batteries. In this paper the basic operation of SRAM along with techniques to reduce total power dissipation are discussed.
I. INTRODUCTION
Realizing computationally intensive real-time functions such as video compression, gaming, graphics etc. involves integration of various complex signal processing modules and graphical processing units to meet our computation and entertainment demands. While these solutions have addressed the real-time problem, they have not addressed the increasing demand for portable operation, where mobile phone needs to pack all this without consuming much power. The strict limitation on power dissipation in portable electronics applications such as smart phones and tablet computers must be met by the VLSI chip designer while still meeting the computational requirements. While wireless devices are rapidly making their way to the consumer electronics market, a key design constraint for portable operation namely the total power consumption of the device must be addresses [10] . It is also said that memories are the biggest culprit for the power dissipation in any digital system and no digital system gets complete without memories [3] . Static Random Access Memory (SRAM) has found its way into almost every IC as an embedded component. Information access from/to CMOS cell consumes power in both dynamic and static ways. The dynamic power involving the switching of signals is consumed in operations such as wordline decoding, bitline charging and discharging, sense amplification, etc. The static power is consumed when there is a direct path from VDD to ground during memory access [1] . As technology advances, more devices are integrated in a system and therefore, a chip consumes more power. SRAM has become the topic of considerable research since most of the digital devices like laptops, IC memory cards and communication devices like mobile & computer applications have SRAM as both On-chip and Off-chip memories hence reducing power consumption of memories as well as area reduction is paramount important as of today to improve system performance, efficiency and reliability [2] . The contribution of the paper is as under:
• The basic operation of SRAM is presented.
•
The various techniques to reduce the total power dissipation are discussed. The rest of the paper is organised as under: In section II, the introduction of conventional 6T SRAM is detailed. Section III details the basic operation of 6T SRAM cell. Section IV gives a state of art review of low power technique for SRAM design. In section V, a discussion is done on the various technique adopted to reduce the power and finally a conclusion is drawn.
II. CONVENTIONAL 6T SRAM
The conventional 6T memory cell comprised of two CMOS invertors cross coupled with two pass transistors connected to a complimentary bit lines as shown in Figure 1 . The gate of access transistors N3 and N4 are connected to the WL (word line) to have data written to the memory cell or read from the memory cell through the BL or BLB (bitlines) during write and read operation. The bit lines act as I/O buses which carries the data from memory cell to sense amplifier. Although it is not necessary to have two bit lines, both the signal and its inverse are typically provided in order to improve noise margins. SRAM cell perform three different operations, read, write and hold operation [9] . 
III. 6T SRAM CELL OPERATION
A. Standby Mode (the circuit is idle): In standby mode word line is not asserted (word line=0), so pass transistors N3 and N4 which connect 6t cell from bit lines are turned off. It means that cell cannot be accessed. The two cross coupled inverters formed by N1-N2 will continue to feedback each other as long as they are connected to the supply, and data will hold in the latch [5] .
B. Read Mode (the data has been requested): In read mode word line is asserted (word line=1), Word line enables both the access transistor which will connect cell from the bit lines. Now values stored in nodes (node Q and QB) are transferred to the bit lines. Assume that 1 is stored at node a so bit line bar will discharge through the driver transistor (N1) and the bit line will be pull up through the Load transistors (P1) toward VDD, a logical 1. Design of SRAM cell requires read stability (do not disturb data when reading) [5] .
C. Write Mode (updating the contents): Assume that the cell is originally storing a 1 and we wish to write a 0. To do this, the bit line is lowered to 0V and bit bar is raised to VDD, and cell is selected by raising the word line to VDD. Typically, each of the inverters is designed so that PMOS and NMOS are matched, thus inverter threshold is kept at VDD/2. If we wish to write 0 at node a, N3 operates in saturation. Initially, its source voltage is 1. Drain terminal of N2 is initially at 1 which is pulled down by N3 because access transistor N3 is stronger than N1. Now N2 turns on and P1 turns off, thus new value has been written which forces bit line lowered to 0V and bit bar to dissipation, thus error may appear at the output [5] .
IV. LOW POWER TECHNIQUES FOR SRAM
In any low power application, reducing operating voltage is always an excellent method to lower dynamic power dissipation. However, the performance and other system requirements typically limit the operating voltage and we have to find other techniques. In SRAM, the following low power techniques can be applied [13] .
Quiet-Bitline Architecture
By quiet it is meant that the voltage of the bit lines stay as low as possible at all times. The immediate advantage is that all charging/discharging power associated with the bit lines can be eliminated [11] . Shin-Pao and Cheng Shi-Yu Huang [1] presents a low-power SRAM design with quiet-bitline architecture by incorporating two major techniques. Firstly, a one-side driving scheme for the write operation to prevent the excessive full-swing charging on the bitlines. Secondly, a precharge free pulling scheme for the read operation so as to keep all bitlines at low voltages at all times. Both the write and read operations is modified and the immediate reward is that all charging/discharging power associated with the bitlines can be eliminated dramatically. To achieve this goal, both the write and read operations need to be modified [1] .
SINGLE BITLINE ARCHITECTURE
Complimentary bitlines are used to improve noise margin but power can be reduced by employing single bit line and by decreasing the switching operational voltage. The SRAM cell operates by charging/discharging of a single bit-line (BL) during read and writes operation, resulting in reduction of dynamic power consumption [12] . Maisagalla Gopal and Balwinder Raj [2] proposed 8T SRAM cell in which write operation done by charging / discharging single Bit Line (BL), which results in reduction of dynamic power consumption. Also Song li, Zhiting Lin, Jiubai Zhang, Yuchun Peng and Xiulong Wu [13] proposed 8T SRAM cell uses a single-bit line structure to perform read and write operation shown below in Fig 2. The design enhances the write ability by breaking-up the feedback loop of the inverter pair. It also improves the read stability by eliminating the effects from the bitline. 
DECOUPLED READ/WRITE MODE
One of the major advantages of 8T SRAM cell is that data nodes are fully decoupled from read access and due to this the read stability is significantly improved. The conventional 6T SRAM cell is vulnerable to noise during the read operation, which when coupled with transistor mismatch (caused due to the process variation) could result in functional read failures. To overcome the problem of data storage destruction during the read operation, an 8T-cell implementation was proposed, for which separate read/write bit and word signal lines are used as shown in Fig 3, to separate the data retention element and the data output element. In turn, the cell implementation provides a readdisturb-free operation. But this cell shows poor stability at very small feature sizes, the hold and read static noise margins are small for robust operation. [8] 4. ASYMMETRIC SRAM Conventional high-performance SRAM cells use a symmetric configuration of six transistors with identical threshold voltages. One can reduce leakage by using higher transistors, but unfortunately using an all-high-transistor cell degrades performance by an unacceptable margin. The asymmetric SRAM cells reduce leakage while maintaining high performance based on the following approach: select a preferred state and weaken only those transistors necessary to drastically reduce leakage when the cell is in that state. These cells exhibit asymmetric leakage and access behaviour. Fortunately, their asymmetric access behaviour can be exploited to maintain high performance while reducing leakage. ACCs exploit the fact that, in ordinary programs, most of the bits in caches are zeroes for both the data and instruction streams. In Navid Azizi [7] proposed asymmetric SRAM cells, selected transistors are "weakened" to reduce leakage when the cell is storing a zero (the common case) which is possible by appropriate transistor sizing as shown in Fig 4 below . [7] . 5. HETROGENOUS SRAM Jinmo Kwon [6] presents a heterogeneous SRAM sizing approach for the embedded memory of H.264 video processor, where the more important higher order data bits are stored in the relatively larger SRAM bit-cells and the less important bits are stored in the smaller ones. As a result, the failure probabilities significantly decrease for the SRAM cells storing the more important bits, which allow us to obtain the better video quality even in lower voltage [6] .
V. DISCUSSION & CONCLUSION
We have surveyed various low power techniques for SRAM. Out of these techniques, Quiet bitline architecture gives 84.4% power reduction compared to all other low power-SRAM. This goal is achieved by using two schemes -the precharge-free pulling scheme for the read operation and the one-side driving scheme for the write operation. Whereas the single bit line and decoupled read/write cell architecture improves read and write operations saving up to 30-40% of power saving. The heterogeneous cell is well suited for embedded SRAM memory of H.264 video processor system. It helps in reducing video quality degradation by storing the bit in different sizes of SRAM. Voltage scaling does provide low power operation but with increased leakages and less stability thus rarely used. In conclusion it can be said that not only scaling would provide low power operation but there are other techniques (some of them are discussed above) which have stable circuits with less power dissipation.
